

# **PCILite Evaluation Board**

## **Quick Start Guide**

Version 1.1



## **Table of Contents**

	<b>Page</b>
Preface	2
PCILite	3
Hardware Installation	4
Hardware Setup	5
Software Installation	10
Using the PCILite demo software	11

## **Preface**

This Quick Start manual describes the Hardware and Software Installation procedures for the PCILite Evaluation Board.

The Evaluation Board connects the PCILite device to SRAM memory and EEPROM devices allowing the user to evaluate the PCILite back-end interface. All user definable IO pins are available on header pins where the user can easily connect additional circuitry.

The PCILite Evaluation Board will assist Design Engineers during initial evaluation and debugging phases of a PCI Design, allowing a short time to market and making PCI easy.

Software drivers are supplied for Windows 95, 98, NT and 2000.

## **PCILite**

PCILite was born out of the requirement for a simple PCI interface.

PCILite is a PCI Target, which allows old ISA card designs to be converted to PCI requiring minimum effort from the designer. PCILite provides an Intel-like microprocessor back-end interface with simple programmable read, write and chip-select signals. PCILite connects to peripherals through a user address and data bus. Additional user pins, definable as inputs, outputs or chip-selects are also provided. PCILite is available in an 8, 16 or 32 bit version.

The smallest package/footprint for PCILite is a standard 100 pin TQFP package with dimensions of only 16mm x 16mm. This saves space on the card for the user's other requirements. Because of the simplicity of PCILite, a PCI application can be developed in a very short space of time.

For customers requiring something more than a PCI Target, PCIPlus is offered. PCI functions such as Master and DMA controller, plus user specific logic functionality, such as glue logic and FIFO interfaces, can be implemented in a single PCIPlus device providing additional logic integration benefits.

## Hardware Installation

To install the PCILite Evaluation Board:

- 1) Switch the computer off and insert the PCILite Evaluation Board in an open PCI slot.
- 2) Switch on the computer, if Windows PnP (Plug-and-Play) manager is installed and it finds the PCILite Evaluation Board, choose the "Disable Device" which will stop the PnP manager.
- 3) Browse to :\\Install directory on the CD supplied, and execute the PCILite.exe file.
- 4) Select the appropriate driver to install, as well as the Windows API. Click "next".  
**Note:** For Windows 2000 there is an option for 2 different drivers, only install 1 of the drivers.
- 5) Restart your computer when prompted.

## **Hardware Setup**

### Jumpers Settings

There are seven jumpers on the PCILite demo board, which are used to connect the four SRAM and one serial EEPROM devices.


<b>Jumper Connected</b>	<b>Condition</b>
Link 1	Disabled SRAM Devices
Link 2	SRAM chip enable connected to USER pin 0
Link 3	SRAM chip enable connected to USER pin 20
Link 4	EEProm device "data out" pin connected to USER pin 24
Link 5	EEProm device "data out" pin floating
Link 6	SRAM Device 1 enabled
Link 7	SRAM Device 2 enabled
Link 8	SRAM Device 3 enabled
Link 9	SRAM Device 4 enabled


The chip enable pin on the SRAM devices can either be connected to USER pin 0 (Link 2), USER pin 20 (Link 3) or not be connected (Link 1) to any USER pins disabling the SRAM devices.


Links 6, 7, 8, and 9 are used to enable SRAM devices 1, 2, 3 and 4 respectively. When the links are removed, the corresponding SRAM device is disabled.

The "data out" pin of the serial EEPROM device is either connected to USER pin 24 (Link 4) or left floating (Link 5).

The use of links further described in the schematics on the following pages.







ALTERNATIVE MEMORY DEVICES  
 UT621024SC-70LL  
 HM682128LFP-70

## Header Pinouts

Connector 1

1	GND	2	D0
3	D1	4	D2
5	D3	6	D4
7	D5	8	D6
9	D7	10	D8
11	D9	12	D10
13	D11	14	D12
15	D13	16	D14
17	D15	18	D16
19	D17	20	D18
21	D19	22	D20
23	D21	24	D22
25	D23	26	D24
27	D25	28	D26
29	D27	30	D28
31	D29	32	D30
33	D31	34	WR_L
35	RD_L	36	A0
37	A1	38	A2
39	A3	40	A4
41	A5	42	A6
43	A7	44	A8
45	A9	46	A10
47	A11	48	A12
49	A13	50	VCC

Connector 2

1	GND	2	GND
3	GND	4	GND
5	USR1	6	USR0
7	USR3	8	USR2
9	USR5	10	USR4
11	USR7	12	USR6
13	USR9	14	USR8
15	USR11	16	USR10
17	USR13	18	USR12
19	USR15	20	USR14
21	USR17	22	USR16
23	USR19	24	USR18
25	USR21	26	USR20
27	USR23	28	USR22
29	INTR_L	30	WAIT4IT
31	N/C	32	EEProm_IN
33	VCC	34	VCC

**Note:** Pin 1 on the header connectors is indicated with a triangle on the side of the connector.

## **Software Installation**

To install the PCILite Demo Software:

- 1) Create a directory on your hard disk to store the PCILite software in.
- 2) Copy the file demo.exe from the folder :\\Demo to the directory just created.
- 3) Run the demo.exe file to start the program.

## Using the PCILite Demo software

The PCILite Demo Software allows the user to:

- 1) Set up the USER Pins
- 2) Set up the Configuration Register
- 3) Write to the SRAM Memory Devices
- 4) Read from the SRAM Memory Devices
- 5) Read the USER Pins

### 1) Setting up the USER Pins

USER Pins 0 to 20 can be configured as inputs, outputs or chip-select outputs. PCILite registers REG0 and REG1 are used to configure the USER Pins. The registers are 21 bits wide with the first bit (left most bit) representing USER Pin 20. It then follows that bit 21 (right most bit) represents USER Pin 0.

Table 1 below shows how user pin N can be configured using REG0 and REG1.

REG1[N]	REG0[N]	USR[N] function
0	0	Input
0	1	Active low output
1	0	Active low chip-select output
1	1	Active high output

Table 1. User pin configuration

To configure the USER Pins a conversion is required from the binary register value to a decimal value, which is then entered into the PCILite Demo Software.

An example follows.

Example 1:

To configure the USER Pins with pins 0 – 4 as inputs, pins 5 – 9 as active low outputs, pins 10 – 14 as active low chip-select outputs and pins 15 – 20 as active high outputs, the conversion is as follows.

REG0 and REG1 must be set up as:

	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
REG1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
REG0	1	1	1	1	1	1	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0

The conversion to decimal:

REG1 = 11111111110000000000 converts to

REG1 = 2096128

REG0 = 11111000001111100000 converts to

REG0 = 2065376

These decimal values are used in the PCILite Demo Software to configure the USER Pins.

## 2) Setting up the Configuration Register

The configuration register allows setting up the following parameters for PCILite:

**Setup:** Specifies how many clock cycles the DATA and ADDRESS lines must be stable for before the WR\_L signal will go low. The number of cycles is equal to the entered value plus 1. This is a 3-bit value; thus a maximum of 8 clock cycles can be selected.

**Duration:** Specifies the width (number of clock cycles) of the WR\_L or RD\_L pulse. The amount of cycles is equal to the entered value plus 1. This is a 3-bit value; thus a maximum of 8 clock cycles can be selected.

**Hold:** Specifies how many clock cycles the DATA and ADDRESS lines must be kept stable after WR\_L or RD\_L go high. The amount of cycles is equal to the entered value. This is a 3-bit value; thus a maximum of 7 clock cycles can be selected.

**Hold\_mode:** This is a single bit which places PCILite in the hold\_mode causing the RD/WR cycle to be stopped just after the RD\_L or WR\_L signal has gone low. See the PCILite datasheet for more information. **Warning:** Do not enable this mode unless the WAIT4IT pin is connected to the appropriate circuitry.

**EEProm\_EN:** This is a single bit which when high allows the EEPROM interface to use USER pins 21 to 24. When the bit is low, USER pins 21 to 24 will function as USER input pins.

In the Configuration Register, the Setup value occupies bits [2:0], the Duration value occupies bits [6:4], the Hold value occupies bits [10:8], the Hold\_mode bit is bit 12 and the EEPROM\_EN bit is bit 14. Bits 3, 5, 7, 11 and 13 are not used and should be set to 0. Bit 15 is a read-only bit that is high whenever the EEPROM is transmitting or receiving data and cannot be set by the user.

The Configuration register is defined as:

<b>BIT</b>	15	14	13	12	11	[10:8]	7	[6:4]	3	[2:0]
<b>USE</b>	EEProm_busy	EEProm_en	n/u	Hold_mode	n/u	Hold	n/u	Duration	n/u	Setup

To configure the Configuration Register a conversion is required from the binary register value to a decimal value, which is then entered into the PCILite Demo Software.

An example follows.

Example 2:

To set the configuration register so that the Setup time is 5 clock cycles, the Duration is 3 clock cycles, the Hold time is 6 clock cycles, Hold mode is not enabled and the EEPROM interface is enabled, the conversion is as follows.

The configuration register must be set as:

<b>BIT</b>	<b>15</b>	<b>14</b>	<b>13</b>	<b>12</b>	<b>11</b>	<b>10</b>	<b>9</b>	<b>8</b>	<b>7</b>	<b>6</b>	<b>5</b>	<b>4</b>	<b>3</b>	<b>2</b>	<b>1</b>	<b>0</b>
	0	1	0	0	0	1	1	0	0	0	1	0	0	1	0	0

When converted to decimal the value is:

11111111110000000000 converts to 17700

Enter this decimal value in the “configuration” field and click the “configure” button.

### 3) Writing to the memory devices

The PCILite Demo Board has 4 x SRAM (128 KB each) devices, to which the user can read or write data. These memory devices can only be used if enabled by placing the jumpers in correct places and enabling either USER pin 0 or 20 (depending on where the jumper is) as a chip-select. For example to write one double word (32 bits) to a memory location when using USER pin 0 as a chip-select:

Enable all the SRAM devices by placing jumpers on links 6 to 9. Place a jumper on link 2 (make sure there is no jumper on link 3) to connect the chip enable pins of the SRAM devices to USER pin 0. Configure USER pin 0 as an active low chip-select output using the procedure shown in example 1.

Choose a memory location to where you want to write the data and enter the decimal value of the location in the “offset” field.

**Note:** Because PCILite uses double word transfers, only every 4<sup>th</sup> address can be written to, i.e. valid addresses are 0, 4, 8, 12, 16, 20... etc.

Enter the decimal value of the data that is to be stored in the memory in the “value” field.

Click the “write” button.

Example 3:

To store the value A09F1B4xh in memory location 2Cxh, the procedure is as follows:

- The decimal conversion of 2Cxh is 44. Enter this value in the “offset” field.
- The decimal conversion of A09F1B4xh is 168423860. Enter this value in the “value” field.
- Click the “write” button to store the data in the memory location.

### 4) Reading from the memory devices

To read a value that is stored in a specific location in the on-board memory:

Enter the decimal value of the memory address that is to be read in the “offset” field.

Click the “read” button.

The data stored in the specified memory location will be displayed in the “value” field.

Example 4:

To read back the value that was stored in location 2C<sub>xh</sub> in example 3:

- The decimal conversion of 2C<sub>xh</sub> is 44. Enter this value in the “offset” field.
- Click the “read” button and the value 168423860 should appear in the “value” field.

#### 5) Reading the user pins

The PCILite Demo Board has the 24 USER Pins connected to the header on the top of the board (the pinouts of the header can be found in the Hardware Setup section). If these pins are configured as inputs (see how in example 1) the values being placed on the pins can be read using the demo software. To do this:

Simply click the “read user” button and the value on the user pins will be displayed in the “user input” field.

**Note:** If some of the user pins are configured as outputs, then when they are read, the values being written to the pins by PCILite will be returned in the “user input” field.